Design Implementation Flow

  • Products
  • Highlights
  • Documents
  • Boards
  • Simulation
  • Videos
  • Forums
  • Support
  • Software & Tools
  • myInfineon

The ASIC Design Flow is a highly automated approach applying state-of-the-art deep submicron design
methodologies such as early floor planning, links-to-layout, timing driven placement and routing.

The first time right claim is backed by design-for-test measures such as full scan design, ATPG
(Automatic Test Pattern Generation), BIST (Built-in Self Test), macro isolation with boundary scan,
IDDQ testing etc. Tight time-to-market cycles are met by using advanced verification methods such as
static timing analysis, formal verification and well defined sign-off procedures for all techologies.

For the various design steps we use industry leading, commercially available tools. Our emphasis
on standard interfaces and tools simplifies integration with the customer design flow tremendously.

We ensure continuous learning on design-flow and technology and implement regular updates
of our design system and libraries based on latest silicon results.

Product Selection Guide

Title Size Date Version
22.2 MB 21 Feb 2017 00_00

Find an answer to your question

Infineon welcomes your comments and questions.

If you have any questions concerning our products, please fill out the following form. Your inquiry will be sent to the appropriate specialist who will be in touch with you as soon as possible.

You will receive a confirmation E-mail to validate your address in our system. Any attached file to the reply which will help to support your inquiry is highly appreciated.

For more information about our privacy policy please click on Privacy Policy
All fields marked with an asterisk (*) are mandatory.

Where to buy

Please use our location finder to get in contact with your nearest Infineon distributor or sales office

Find a location

Ask Infineon